



**UNITED STATES DEPARTMENT OF COMMERCE  
Patent and Trademark Office**

Address: COMMISSIONER OF PATENTS AND TRADEMARKS  
Washington, D.C. 20231

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.
09/240,007	01/29/99	TOMITA	H P353-9002

MM22/0203  
NIKAIDO MARMELSTEIN MURRAY & ORAM  
METROPOLITAN SQUARE  
655 FIFTEENTH STREET N W  
SUITE 330 G STREET LOBBY  
WASHINGTON DC 20005-5701

EXAMINER

HOANG, H

ART UNIT

PAPER NUMBER

2818

DATE MAILED:

02/03/00

**Please find below and/or attached an Office communication concerning this application or proceeding.**

**Commissioner of Patents and Trademarks**

# Office Action Summary

Application No.  
09/240,007

Applicant(s)  
Tomita et al.

Examiner  
Huan Hoang

Group Art Unit  
2818



☐ Responsive to communication(s) filed on \_\_\_\_\_.

☐ This action is **FINAL**.

☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11; 453 O.G. 213.

A shortened statutory period for response to this action is set to expire 3 month(s), or thirty days, whichever is longer, from the mailing date of this communication. Failure to respond within the period for response will cause the application to become abandoned. (35 U.S.C. § 133). Extensions of time may be obtained under the provisions of 37 CFR 1.136(a).

## Disposition of Claims

☒ Claim(s) 1-42 is/are pending in the application.

Of the above, claim(s) \_\_\_\_\_ is/are withdrawn from consideration.

☒ Claim(s) 1-17 is/are allowed.

☒ Claim(s) 18-20 and 23-40 is/are rejected.

☒ Claim(s) 21, 22, 41, and 42 is/are objected to.

☐ Claims \_\_\_\_\_ are subject to restriction or election requirement.

## Application Papers

☐ See the attached Notice of Draftsperson's Patent Drawing Review, PTO-948.

☐ The drawing(s) filed on \_\_\_\_\_ is/are objected to by the Examiner.

☐ The proposed drawing correction, filed on \_\_\_\_\_ is ☐ approved ☐ disapproved.

☐ The specification is objected to by the Examiner.

☐ The oath or declaration is objected to by the Examiner.

## Priority under 35 U.S.C. § 119

☒ Acknowledgement is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d).

☒ All ☐ Some\* ☐ None of the CERTIFIED copies of the priority documents have been  
☒ received.

☐ received in Application No. (Series Code/Serial Number) \_\_\_\_\_.

☐ received in this national stage application from the International Bureau (PCT Rule 17.2(a)).

\*Certified copies not received: \_\_\_\_\_.

☐ Acknowledgement is made of a claim for domestic priority under 35 U.S.C. § 119(e).

## Attachment(s)

☒ Notice of References Cited, PTO-892

☐ Information Disclosure Statement(s), PTO-1449, Paper No(s). \_\_\_\_\_

☐ Interview Summary, PTO-413

☐ Notice of Draftsperson's Patent Drawing Review, PTO-948

☐ Notice of Informal Patent Application, PTO-152

--- SEE OFFICE ACTION ON THE FOLLOWING PAGES ---

Art Unit: 2818

## DETAILED ACTION

### *Claim Rejections - 35 USC § 102*

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless --

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

2. Claims 18-20 and 23-40 are rejected under 35 U.S.C. 102(b) as being anticipated by Fukuzo.

Fuzuko discloses a memory circuit having all the elements as recited in claims 18-20 and 23-40 as follows:

- an address-input circuit (latch 32i and 32d, Fig. 2) which latches address signals in response to a clock signal CLK and outputs the address signals in response to a timing signal (column 6, lines 50-60);

- a data-input circuit (write in latch 33e, Fig. 2) which latches data signals in response to a strobe signal (column 15, lines 35-37), and outputs the data signals in response to the timing signal (column 14, lines 53-55);

- an internal circuit 31;

- the timing signal being response to the strobe signal (column 15, lines 35-37); and

- the timing signal being response to the clock signal CLK (Fig. 2).

Art Unit: 2818

*Allowable Subject Matter*

3. Claims 1-17 are allowed.
4. Claims 21, 22, 41 and 42 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

The following is a statement of reasons for the indication of allowable subject matter:

Claims 1-7 recite a first control circuit and a second control circuit for address-latch circuits and claims 8-17 recite a first control circuit and a second control circuit for data-latch circuits.

The advantage of the invention is to provide a semiconductor device which allows a data-strobe signal to be provided within a tolerable timing margin when acquiring data in synchronism with the data-strobe signal.

*Conclusion*

5. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Ong et al. discloses a burst EDO memory address counter.

Sato et al. discloses a synchronous semiconductor memory device operable in a plurality of data write operation.

Art Unit: 2818

6. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Huan Hoang whose telephone number is (703) 305-3494. The fax phone number for the organization where this application or proceeding is assigned is (703) 308-7724.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.



**HUAN HOANG  
PRIMARY EXAMINER**

H.H.

January 28, 2000